Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2008
/
Article
/
Tab 6
/
Research Article
High-Performance Timing-Driven Rank Filter
Table 6
Operating frequency and resource requirements using Virtex-5.
Configuration
3×3/1
5×5/1
7×7/1
7×7/2
FFs
580
1050
1736
2521
LUTs
290
750
1446
2657
BRAMs
3
6
9
9
F
C
L
K
m
a
x
460
420
400
340