VLSI Implementation of Hybrid Wave-Pipelined 2D DWT Using Lifting Scheme

Figure 6

Temporal/spatial diagram of data flow through the combinational logic circuit.