VLSI Implementation of Hybrid Wave-Pipelined 2D DWT Using Lifting Scheme

Figure 5

A combinational logic circuit with input and output registers.