Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2008
/
Article
/
Fig 4
/
Research Article
A Programmable Max-Log-MAP Turbo Decoder Implementation
Figure 4
Trellis of eight state 3GPP constituent code. Transmitted systematic and parity bit pairs
(
𝑥
𝑠
,
𝑥
𝑝
)
correspond with state changes of the component encoder.