Automatic Pipelining and Vectorization of Scientific Code for FPGAs

Figure 5

The hybrid OpenCL-HDL code-generation setup. TyTra generated kernel pipeline design in Verilog HDL is integrated with the OpenCL-based SDAccel framework, using AXI protocols.