A Real-Time Capable Dynamic Partial Reconfiguration System for an Application-Specific Soft-Core Processor

Table 1

Values of the components.

Symbol	Meaning	Value
H	Header	960 bit
W	Write command	256 bit
E	End sequence	736 bit
F	Configuration frame	3,232 bit
S	Speed	400 bit·µs^−1