A Real-Time Capable Dynamic Partial Reconfiguration System for an Application-Specific Soft-Core Processor

Figure 7

Block diagram of the custom PRC and its interfaces (excluding clock/reset).