FPGA Implementation of an Improved Reconfigurable FSMIM Architecture Using Logarithmic Barrier Function Based Gradient Descent Approach

Figure 3

Flow chart for the improved iterative greedy heuristic based Hungarian algorithm (Improved-IGHA).