Dimension Reduction Using Quantum Wavelet Transform on a High-Performance Reconfigurable Computer

Figure 5

Emulation architectures for the (a) 1D input permutation, (b) 1D-Haar kernel, and (c) 1D output permutation.

(a)

(b)

(c)