Research Article
SIFO: Secure Computational Infrastructure Using FPGA Overlays
Table 9
Influence of number of gates.
| ||||||||||||||||||||||||||||
64-bit multiplication problem; 300 MHz main clock and 200 MHz local clock. |
| ||||||||||||||||||||||||||||
64-bit multiplication problem; 300 MHz main clock and 200 MHz local clock. |