International Journal of Reconfigurable Computing / 2018 / Article / Fig 4

Research Article

On a Real-Time Blind Signal Separation Noise Reduction System

Figure 4

Block diagram of the hardware accelerator.

You are browsing a BETA version of Hindawi.com. Click here to switch back to the original design.