Toward the Implementation of an ASIC-Like System on FPGA for Real-Time Video Processing with Power Reduction

Figure 4

Resource utilization for different saving approaches.

(a)

(b)