Toward the Implementation of an ASIC-Like System on FPGA for Real-Time Video Processing with Power Reduction

Figure 3

Simplified block diagram of proposed system.