An Optimization-Based Reconfigurable Design for a 6-Bit 11-MHz Parallel Pipeline ADC with Double-Sampling S&H

<table>2-ch <svg height="7.1624999" id="M7" style="vertical-align:-0.11285pt" version="1.1" viewbox="0 0 8.7250004 7.1624999" width="8.7250004" xmlns="http://www.w3.org/2000/svg">
<g transform="matrix(1.25,0,0,-1.25,0,7.1625)">
<g transform="translate(72,-66.27)">
<text transform="matrix(1,0,0,-1,-71.95,66.44)">
<tspan style="font-size: 12.50px; " x="0" y="0">𝑥</tspan>
</text>
</g>
</g>
</svg> 2-st ADC for Bluetooth standard.</table>

International Journal of Reconfigurable Computing

fig3

Figure 3

Figure 3: An Optimization-Based Reconfigurable Design for a 6-Bit 11-MHz Parallel Pipeline ADC with Double-Sampling S&H 