Research Article

A Low Power Impedance Transparent Receiver with Linearity Enhancement Technique for IoT Applications

Figure 11

Die photograph of the chip in 55 nm CMOS.