Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2008
/
Article
/
Tab 5
/
Research Article
High-Performance Timing-Driven Rank Filter
Table 5
Operating frequency and resource requirements using Virtex-4.
Configuration
3×3/1
5×5/1
7×7/1
7×7/2
FFs
594
1088
2068
2879
LUTs
406
950
1792
3164
BRAMs
6
12
18
18
F
C
L
K
m
a
x
400
375
355
300