Characterizing the Effects of Intermittent Faults on a Processor for Dependability Enhancement Strategy

Figure 1

PFIT (Verilog PLI based fault injector) framework.