First Steps in Porting the LFRic Weather and Climate Model to the FPGAs of the EuroExa Architecture

Figure 7

Design 2, the reduced interconnect design, with four matrix-vector blocks and four BRAM blocks implemented in Vivado Design Suite.