Cache Locality-Centric Parallel String Matching on Many-Core Accelerator Chips

Figure 7

(a) Generating one large STT in previous approaches. (b) Generating multiple small STTs in our approach.

(a)

(b)