Design and Analysis of a New Carbon Nanotube Full Adder Cell

Figure 4

The effect of output load on PDP of the proposed circuit in both CNFET and CMOS technologies.