480 MHz 10-tap Clock Generator Using Edge-Combiner DLL for USB 2.0 Applications

Figure 16

Postlayout simulation results of VCDL delay-current characteristics by using variable delay cell.