Research Article

480 MHz 10-tap Clock Generator Using Edge-Combiner DLL for USB 2.0 Applications

Figure 12

Block diagram of VCDL in DLL1 and DLL3.
267247.fig.0012