Journal of Electrical and Computer Engineering

Research Article

VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation

Figure 18

Mean Frequency (o) before and (x) after reset of 1 or 2 nodes.
936712.fig.0018