Design Considerations for Autocalibrations of Wide-Band ΔΣ Fractional-𝑁 PLL Synthesizers

Figure 5

𝑓_DIV clock period jittering at the lock state with a ΔΣ modulator activated in a ΔΣ fractional-𝑁 PLL.