Review Article

Design Considerations for Autocalibrations of Wide-Band Fractional- PLL Synthesizers

Figure 14

Behavioral simulation results for the proposed autocalibration. (a) and VCO cap bank code during autocalibration. (b) for the total locking process for 3900 MHz target frequency.
139183.fig.0014a
(a)
139183.fig.0014b
(b)