A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm

<table>Parallel architecture of multiple hits finder array and hits combination block.</table>

International Scholarly Research Notices

Figure 8: A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm 