Research Article

A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm

Figure 6

Architecture of processing unit of multiple hits detection module.
195658.fig.006