Research Article

A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm

Figure 5

Behavior simulation of clock division block.
195658.fig.005