A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm

Figure 4

Architecture of multiple hits detection module.