A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm

Figure 3

The structure of the project.