A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm

Figure 2

Illustration of Needleman-Wunch algorithm.