A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm

Figure 13

Speedup of the parallel FPGA architecture.