A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm

Figure 12

Gapped extension block.