A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm

Figure 11

Parallel architecture for ungapped extension block.