Research Article

A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm

Figure 10

Extension procedure.
195658.fig.0010