International Journal of Reconfigurable Computing / 2018 / Article / Fig 34

Research Article

Modelling and Assertion-Based Verification of Run-Time Reconfigurable Designs Using Functional Programming Abstractions

Figure 34

(a) IDG of the partitioned checker set. (b) ADG of the partitioned checker set.
(a)
(b)

You are browsing a BETA version of Hindawi.com. Click here to switch back to the original design.