Efficient Realization of BCD Multipliers Using FPGAs

Figure 14

Implementation results using Virtex-6 FPGA.

(a) Total delay

(b) Clock cycle

(c) Number of LUTs used