A Scalable Unsegmented Multiport Memory for FPGA-Based Systems

Figure 10

A linked list FIFO during 3 clock cycles of operation.

(a) Initial example

(b) First clock cycle

(c) Second clock cycle

(d) Third clock cycle