Efficient FPGA Hardware Reuse in a Multiplierless Decimation Chain

Figure 2

Half Band filter architecture.