An FPGA Task Placement Algorithm Using Reflected Binary Gray Space Filling Curve

Figure 2

Cumulative graph of distribution of TRL size.