Reconfigurable Hardware Implementation of a Multivariate Polynomial Interpolation Algorithm

Figure 2

Block diagram of systolic array.