Performance and Stability Analysis of Built-In Self-Read and Write Assist 10T SRAM Cell

Figure 7

Timing diagram of successful write operation along with write failure cases under the observation of oxide layer thickness variation.