Performance and Stability Analysis of Built-In Self-Read and Write Assist 10T SRAM Cell

Figure 17

Layout in 22-nm industrial CMOS technology for (a) SSDF 9T SRAM cell and (b) proposed BSRWA 10T SRAM cell.

(a)

(b)