Performance and Stability Analysis of Built-In Self-Read and Write Assist 10T SRAM Cell

Figure 15

Write access delay for write-“0” and write-“1” operations by BSRWA 10T SRAM cell.