Research Article

Design Tradeoff of Hot Carrier Immunity and Robustness in LDMOS with Grounded Gate Shield

Figure 3

Electric scheme of LDMOS with parasitic NPN transistor.