Interface Engineering and Gate Dielectric Engineering for High Performance Ge MOSFETs

Figure 1

Schematic illustration of HPO system and process flow [35].